System Verilog 驗證：測試平臺編寫指南, 3/e (SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e)

張春 張春 譯

System Verilog 驗證：測試平臺編寫指南, 3/e (SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e) 預覽內頁
  • System Verilog 驗證：測試平臺編寫指南, 3/e (SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e)-preview-1
  • System Verilog 驗證：測試平臺編寫指南, 3/e (SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e)-preview-2
  • System Verilog 驗證：測試平臺編寫指南, 3/e (SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e)-preview-3
  • System Verilog 驗證：測試平臺編寫指南, 3/e (SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e)-preview-4
  • System Verilog 驗證：測試平臺編寫指南, 3/e (SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e)-preview-5
System Verilog 驗證：測試平臺編寫指南, 3/e (SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e)-preview-1

買這商品的人也買了...

相關主題

商品描述

本書講解了System Verilog Testbench強大的驗證功能，清楚地解釋了面向對象編程、約束隨機測試和功能覆蓋的概念。本書涵蓋System Verilog所有驗證結構，如類、程式塊、隨機化和功能覆蓋等，並通過超過500個代碼示例和詳細解釋，說明瞭學習多態性、回調和工廠模式等概念的內部工作原理。此外，本書提供了數百條指導原則，為全職驗證工程師和學習這一技能的讀者提供幫助，讓讀者可以更高效地使用這種語言，並解釋了常見的編碼錯誤，以便讀者可以避免這些陷阱。

類似商品