Embedded SoPC Design with Nios II Processor and VHDL Examples (Hardcover)
暫譯: 嵌入式 SoPC 設計:Nios II 處理器與 VHDL 範例 (精裝版)
Pong P. Chu
- 出版商: Wiley
- 出版日期: 2011-08-29
- 售價: $2,100
- 貴賓價: 9.8 折 $2,058
- 語言: 英文
- 頁數: 736
- 裝訂: Hardcover
- ISBN: 111800888X
- ISBN-13: 9781118008881
-
相關分類:
嵌入式系統、Apple Developer
下單後立即進貨 (約5~7天)
買這商品的人也買了...
-
$820$648 -
$580$458 -
$480$408 -
$950$751 -
$600$468 -
$680$537 -
$650$429 -
$580$458 -
$780$663 -
$480$379 -
$520$411 -
$580$458 -
$580$458 -
$560$437 -
$490$323 -
$480$408 -
$750$593 -
$580$383 -
$590$460 -
$450$356 -
$950$751 -
$1,130$961 -
$400$380 -
$349$297 -
$680$578
相關主題
商品描述
The book is divided into four major parts. Part I covers HDL constructs and synthesis of basic digital circuits. Part II provides an overview of embedded software development with the emphasis on low-level I/O access and drivers. Part III demonstrates the design and development of hardware and software for several complex I/O peripherals, including PS2 keyboard and mouse, a graphic video controller, an audio codec, and an SD (secure digital) card. Part IV provides three case studies of the integration of hardware accelerators, including a custom GCD (greatest common divisor) circuit, a Mandelbrot set fractal circuit, and an audio synthesizer based on DDFS (direct digital frequency synthesis) methodology.
The book utilizes FPGA devices, Nios II soft-core processor, and development platform from Altera Co., which is one of the two main FPGA manufactures. Altera has a generous university program that provides free software and discounted prototyping boards for educational institutions (details at http://www.altera.com/university). The two main educational prototyping boards are known as DE1 ($99) and DE2 ($269). All experiments can be implemented and tested with these boards. A board combined with this book becomes a “turn-key” solution for the SoPC design experiments and projects. Most HDL and C codes in the book are device independent and can be adapted by other prototyping boards as long as a board has similar I/O configuration.
商品描述(中文翻譯)
本書分為四個主要部分。第一部分涵蓋了HDL(硬體描述語言)結構和基本數位電路的合成。第二部分提供了嵌入式軟體開發的概述,重點在於低階I/O存取和驅動程式。第三部分展示了多個複雜I/O外圍設備的硬體和軟體設計與開發,包括PS2鍵盤和滑鼠、圖形視頻控制器、音頻編解碼器以及SD(安全數位)卡。第四部分提供了三個硬體加速器整合的案例研究,包括自訂的GCD(最大公因數)電路、Mandelbrot集合分形電路,以及基於DDFS(直接數位頻率合成)方法的音頻合成器。
本書使用FPGA設備、Nios II軟體核心處理器,以及來自Altera公司的開發平台,Altera是兩大FPGA製造商之一。Altera擁有慷慨的大學計畫,為教育機構提供免費軟體和折扣原型板(詳情請參見 http://www.altera.com/university)。兩款主要的教育原型板分別為DE1(99美元)和DE2(269美元)。所有實驗均可使用這些板子進行實施和測試。結合本書的板子成為SoPC設計實驗和專案的“交鑰匙”解決方案。本書中的大多數HDL和C程式碼是設備獨立的,只要板子具有相似的I/O配置,就可以被其他原型板適應。