Digital Electronics: A Practical Approach, 7/e

William Kleitz

  • 出版商: Prentice Hall
  • 出版日期: 2004-07-24
  • 售價: $1,200
  • 貴賓價: 9.8$1,176
  • 語言: 英文
  • 頁數: 928
  • 裝訂: Hardcover
  • ISBN: 0131141651
  • ISBN-13: 9780131141650
  • 已過版

買這商品的人也買了...

商品描述

Description:

For freshman/sophomore undergraduate level courses in Digital Electronics, Computer Science, and Computer Hardware.

This easy-to-understand book illustrates practical applications using circuits the student will face on the job.

 

 

Table of Contents:

1. Number Systems and Codes.

Digital Versus Analog. Digital Representations of Analog Quantities. Decimal Numbering System (Base 10). Binary Numbering System (Base 2). Decimal-to-Binary Conversion. Octal Numbering System (Base 8). Octal Conversions. Hexadecimal Numbering System (Base 16). Hexadecimal Conversions. Binary-Coded-Decimal System. Comparison of Numbering Systems. The ASCII Code. Applications of the Numbering Systems.



2. Digital Electronic Signals and Switches.

Digital Signals. Clock Waveform Timing. Serial Representation. Parallel Representation. Switches in Electronic Circuits. A Relay as a Switch. A Diode as a Switch. A Transistor as a Switch. The TTL Integrated Circuit. MultiSIM Simulation of Switching Circuits. The CMOS Integrated Circuit. Surface-Mount Devices.



3. Basic Logic Gates.

The AND Gate. The OR Gate. Timing Analysis. Enable and Disable Functions. Using IC Logic Gates. Introduction to Troubleshooting Techniques. The Inverter. The NAND Gate. The NOR Gate. Logic Gate Waveform Generation. Using IC Logic Gates. Summary of the Basic Logic Gates and IEEE/IEC Standard Logic Symbols.



4. Programmable Logic Devices: Altera and Xilinx CPLDs and FPGAs.

PLD Design Flow. PLD Architecture. Using PLDs to Solve Basic Logic Designs. CPLD Problems.



5. Boolean Algebra and Reduction Techniques.

Combinational Logic. Boolean Algebra Laws and Rules. Simplification of Combinational Logic Circuits Using Boolean Algebra. De Morgan's Theorem. The Universal Capability of NAND and NOR Gates. AND-OR-INVERT Gates for Implementing Sum-of-Products Expressions. Karnaugh Mapping. System Design Applications. CPLD Design Applications. CPLD Problems.



6. Exclusive-OR and Exclusive-NOR Gates.

The Exclusive-OR Gate. The Exclusive-NOR Gate. Parity Generator/Checker. System Design Applications. CPLD Design Applications. CPLD Problems.



7. Arithmetic Operations and Circuits.

Binary Arithmetic. Two's-Complement Representation. Two's-Complement Arithmetic. Hexadecimal Arithmetic. BCD Arithmetic. Arithmetic Circuits. Four-Bit Full-Adder ICs. System Design Applications. Arithmetic/Logic Units. CPLD Design Applications. CPLD Problems.



8. Code Converters, Multiplexers, and Demultiplexers.

Comparators. Decoding. Encoding. Code Converters. Multiplexers. Demultiplexers. System Design Applications. CPLD Design Applications. CPLD Problems.



9. Logic Families and Their Characteristics.

The TTL Family. TTL Voltage and Current Ratings. Other TTL Considerations. Improved TTL Series. The CMOS Family. Emitter-Coupled Logic. Comparing Logic Families. Interfacing Logic Families.



10. Flip-Flops and Registers.

S-R Flip-Flop. Gated S-R Flip-Flop. Gated D Flip-Flop. Integrated-Circuit D Latch (7475). Integrated-Circuit D Flip-Flop (7474). Master-Slave J-K Flip-Flop. Edge-Triggered J-K Flip-Flop. Integrated-Circuit J-K Flip-Flop (7476, 74LS76). Using an Octal D Flip-Flop in a Microcontroller Application. CPLD Problems.



11. Practical Considerations for Digital Design.

Flip-Flop Time Parameters. Automatic Reset. Schmitt Trigger ICs. Switch Debouncing. Sizing Pull-Up Resistors. Practical Input and Output Considerations.



12. Counter Circuits and VHDL State Machines.

Analysis of Sequential Circuits. Ripple Counters. Design of Divide-by-N Counters. Ripple Counter ICs. System Design Applications. Seven-Segment LED Display Decoders. Synchronous Counters. Synchronous Up/Down-Counter ICs. Applications of Synchronous Counter ICs. CPLD Design Applications. CPLD Problems. Implementing State Machines in VHDL.



13. Shift Registers.

Shift Register Basics. Parallel-to-Serial Conversion. Recirculating Register. Serial-to-Parallel Conversion. Ring Shift Counter and Johnson Shift Counter. Shift Register ICs. System Design Applications for Shift Registers. Driving a Stepper Motor with a Shift Register. Three-State Buffers, Latches, and Transceivers. CPLD Design Applications. CPLD Problems.



14. Multivibrators and the 555 Timer.

Multivibrators. Capacitor Charge and Discharge Rates. Astable Multivibrators. Monostable Multivibrators. Integrated Circuit Monostable Multivibrators. Retriggerable Monostable Multivibrators. Astable Operation of the 555 IC Timer. Monostable Operation of the 555 IC Timer. Crystal Oscillators.



15. Interfacing to the Analog World.

Digital and Analog Representations. Operational Amplifier Basics. Binary-Weighted D/A Converters. R/2R Ladder D/A Converters. Integrated-Circuit D/A Converters. Integrated-Circuit Data Converter Specifications. Parallel-Encoded A/D Converters. Counter-Ramp A/D Converters. Successive-Approximation A/D Conversion. Integrated-Circuit A/D Converters. Data Acquisition System Application. Transducers and Signal Conditioning.



16. Semiconductor, Magnetic and Optical Memory.

Memory Concepts. Static RAMs. Dynamic RAMs. Read-Only Memories. Memory Expansion and Address Decoding Applications. Magnetic and Optical Storage.



17. Microprocessor Fundamentals.

Introduction to System Components and Buses. Software Control of Microprocessor Systems. Internal Architecture of a Microprocessor. Instruction Execution Within a Microprocessor. Hardware Requirements for Basic I/O Programming. Writing Assembly Language and Machine Language Programs. Survey of Microprocessors and Manufacturers. Summary of Instructions.



18. The 8051 Microcontroller.

The 8051 Family of Microcontrollers. 8051 Architecture. Interfacing to External Memory. The 8051 Instruction Set. 8051 Applications. Data Acquisition and Control System Application.



Appendix A. WWW Sites.


Appendix B. Manufacturers' Data Sheets.


Appendix C. Explanation of the IEEE/IEC Standard for Logic Symbols (Dependency Notation).


Appendix D. Answers to Odd-Numbered Problems.


Appendix E. CPLD Software Tutorials.


Appendix F. Review of Basic Electricity Principles.


Appendix G. Schematic Diagrams for Chapter-End Problems.


Appendix H. 8051 Instruction Set Summary.


Index.


Supplementary Index of ICs.