The Uvm Primer: A Step-By-Step Introduction to the Universal Verification Methodology (Paperback)
暫譯: UVM 入門：通用驗證方法學的逐步介紹 (平裝本)
Ray Salemi
- 出版商: Boston Light Press
- 出版日期: 2013-10-23
- 售價: $1,900
- 貴賓價: 9.8 折 $1,862
- 語言: 英文
- 頁數: 194
- 裝訂: Paperback
- ISBN: 0974164933
- ISBN-13: 9780974164939
-
相關分類:
有限元素 Ansys
立即出貨 (庫存=1)
買這商品的人也買了...
-
Verilog 硬體描述語言 (Verilog HDL: A Guide to Digital Design and Synthesis, 2/e)$480$432 -
Writing Testbenches using SystemVerilog (Hardcover)$8,700$8,265 -
Verification Methodology Manual for SystemVerilog (Hardcover) (書側有霉斑,不介意在下單)$1,380$1,352 -
程式設計師的自我修養－連結、載入、程式庫$580$493 -
C++ 教學手冊, 3/e$640$544 -
Debug Hacks 除錯駭客 -- 極致除錯的技巧與工具$580$458 -
Systemverilog for Verification: A Guide to Learning the Testbench Language Features, 3/e (Hardcover)$2,450$2,401 -
Binary Hacks -- 駭客秘傳技巧一百招$580$458 -
Advanced Chip Design, Practical Examples in Verilog (Paperback)$1,800$1,764 -
Getting Started with UVM: A Beginner's Guide (Paperback)$1,080$1,026 -
$330SystemVerilog 驗證 -
芯片驗證漫遊指南 : 從系統理論到 UVM 的驗證全視界$594$564 -
CODE COMPLETE：軟體開發實務指南, 2/e (中文版) (Code Complete: A Practical Handbook of Software Construction, 2/e)$1,280$998 -
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e (Paperback)$2,900$2,755 -
Verilog 編程藝術$474$450 -
Working Effectively with Legacy Code : 管理、修改、重構遺留程式碼的藝術 (中文版)$720$562 -
深度學習 (Deep Learning)(繁體中文版)$1,200$1,020 -
機器學習的數學基礎 : AI、深度學習打底必讀$580$458 -
A Manual for Writers of Research Papers, Theses, and Dissertations, Ninth Edition: Chicago Style for Students and Researchers$1,250$1,188 -
A Practical Guide to Verilog-A: Mastering the Modeling Language for Analog Devices, Circuits and Systems (Paperback)$2,204$2,088 -
Introduction to Systemverilog (Paperback)$4,200$3,990 -
芯片驗證調試手冊 -- 驗證疑難點工作錦囊$414$393 -
System Verilog 驗證：測試平臺編寫指南, 3/e (SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e)$588$559 -
數字電路設計與驗證快速入門 — Verilog + SystemVerilog$594$564 -
FLAG'S 創客‧自造者工作坊 -- 用創客玩 ChatGPT x Python AI 語音大應用$1,599$1,263
商品描述
The UVM Primer uses simple, runnable code examples, accessible analogies, and an easy-to-read style to introduce you to the foundation of the Universal Verification Methodology. You will learn the basics of object-oriented programming with SystemVerilog and build upon that foundation to learn how to design testbenches using the UVM. Use the UVM Primer to brush up on your UVM knowledge before a job interview to be able to confidently answer questions such as "What is a uvm_agent?" , "How do you use uvm_sequences?", and "When do you use the UVM's factory." The UVM Primer's downloadable code examples give you hands-on experience with real UVM code. Ray Salemi uses online videos (on uvmprimer.com) to walk through the code from each chapter and build your confidence. Read The UVM Primer today and start down the path to the UVM.
商品描述(中文翻譯)
《UVM Primer》使用簡單、可執行的程式碼範例、易於理解的類比以及易讀的風格，向您介紹通用驗證方法學（Universal Verification Methodology）的基礎。您將學習使用 SystemVerilog 的物件導向程式設計基礎，並在此基礎上學習如何使用 UVM 設計測試平台（testbenches）。在面試前，利用《UVM Primer》來複習您的 UVM 知識，以便能夠自信地回答問題，例如「什麼是 uvm_agent？」、「如何使用 uvm_sequences？」以及「何時使用 UVM 的工廠（factory）？」。《UVM Primer》提供的可下載程式碼範例讓您能夠親自體驗真實的 UVM 程式碼。Ray Salemi 在 uvmprimer.com 上使用線上影片逐步講解每一章的程式碼，幫助您建立信心。今天就閱讀《UVM Primer》，開始踏上 UVM 的學習之路。
