Practical UVM: Step by Step with IEEE 1800.2 (Paperback)
Vasudevan, Srivatsa
- 出版商: R. R. Bowker
- 出版日期: 2020-02-28
- 售價: $2,460
- 貴賓價: 9.5 折 $2,337
- 語言: 英文
- 頁數: 446
- 裝訂: Quality Paper - also called trade paper
- ISBN: 0997789611
- ISBN-13: 9780997789614
立即出貨 (庫存 < 3)
買這商品的人也買了...
-
CUDA by Example: An Introduction to General-Purpose GPU Programming (Paperback)$1,970$1,872 -
PCI Express Technology 3.0 (dhl)$3,980$3,900 -
Advanced Chip Design, Practical Examples in Verilog (Paperback)$1,760$1,672 -
$281SystemVerilog 驗證 -
Digital Logic RTL & Verilog Interview Questions (Paperback)$780$741 -
SystemVerilog Assertions Handbook : for Dynamic and Formal Verification, 4/e (Paperback)$3,600$3,420 -
A Practical Introduction to Hardware/Software Codesign 2/e (paper)$4,040$3,838 -
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design (Paperback)$4,230$4,019 -
Logic Design and Verification Using SystemVerilog (Revised)$2,580$2,451 -
芯片驗證漫游指南 : 從系統理論到 UVM 的驗證全視界$594$564 -
$658Xilinx FPGA 權威設計指南：基於 Vivado 2018 集成開發環境 -
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e (Paperback)$2,980$2,831 -
$301Vim 8 文本處理實戰 (Mastering Vim: Build a software development environment with Vim and Neovim) -
System Verilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications, 3/e (Hardcover)$5,530$5,254 -
$301Bash Cookbook (簡體中文版) -
Deep Learning - Hardware Design$680$646 -
小輕快跨平台：王的編輯器 Visual Studio Code 聖經$880$695 -
$3,230Computer Organization and Design Risc-V Edition: The Hardware Software Interface, 2/e (Paperback) -
UVM 實戰$474$450 -
Vivado / Tcl 零基礎入門與案例實戰$474$450 -
A Manual for Writers of Research Papers, Theses, and Dissertations, Ninth Edition: Chicago Style for Students and Researchers$1,260$1,197 -
Perl 語言 IC 設計實踐$474$450 -
Python ✕ ChatGPT ✕ Excel 高效率打造辦公室作業 + 數據分析自動化$699$552 -
不只是 CUDA，通用 GPU 程式模型及架構原理$780$616 -
FLAG'S 創客‧自造者工作坊 -- 用創客玩 ChatGPT x Python AI 語音大應用$1,599$1,439
相關主題
商品描述
The Universal Verification Methodology is an industry standard used by many companies for verifying ASIC devices. It has now become an IEEE standard IEEE 1800.2. This book provides step-by-step instructions, coding guidelines and debugging features of UVM explained clearly using examples. It also contains porting instructions from UVM 1.2 to UVM 1800.2 along with detailed explanations of many new features in the latest release of UVM. The Table of Contents, Preface, and detailed information on this book is available on www.uvmbook.com.
商品描述(中文翻譯)
通用驗證方法（Universal Verification Methodology，簡稱UVM）是許多公司用於驗證ASIC設備的行業標準。它現在已成為IEEE標準IEEE 1800.2。本書提供了逐步指導、編碼指南和使用示例清晰解釋的UVM調試功能。它還包含了從UVM 1.2到UVM 1800.2的移植指南，以及對最新版本UVM中許多新功能的詳細解釋。本書的目錄、前言以及詳細信息可在www.uvmbook.com上獲得。
