Nanometer CMOS ICs: From Basics to ASICs
Harry J.M. Veendrick
- 出版商: Springer
- 出版日期: 2017-05-08
- 售價: $4,600
- 貴賓價: 9.5 折 $4,370
- 語言: 英文
- 頁數: 611
- 裝訂: Hardcover
- ISBN: 3319475959
- ISBN-13: 9783319475950
-
相關分類:
CMOS
立即出貨(限量) (庫存=1)
買這商品的人也買了...
-
$4,420$4,199 -
$600$588 -
$5,850$5,558 -
$650$585 -
$1,200$1,176 -
$780$764 -
$1,580$1,568 -
$4,060$3,857 -
$580$568 -
$520$406 -
$4,430$4,209 -
$6,800$6,460 -
$6,290$5,976 -
$2,100$2,058 -
$1,600$1,568 -
$2,500$2,450 -
$300$270 -
$1,460$1,431 -
$1,744Physics of Semiconductor Devices, 4/e (Hardcover)
-
$474$450 -
$460$451 -
$1,270$1,207 -
$680$612 -
$680$612 -
$888$844
相關主題
商品描述
This textbook provides a comprehensive, fully-updated introduction to the essentials of nanometer CMOS integrated circuits. It includes aspects of scaling to even beyond 12nm CMOS technologies and designs. It clearly describes the fundamental CMOS operating principles and presents substantial insight into the various aspects of design implementation and application. Coverage includes all associated disciplines of nanometer CMOS ICs, including physics, lithography, technology, design, memories, VLSI, power consumption, variability, reliability and signal integrity, testing, yield, failure analysis, packaging, scaling trends and road blocks. The text is based upon in-house Philips, NXP Semiconductors, Applied Materials, ASML, IMEC, ST-Ericsson, TSMC, etc., courseware, which, to date, has been completed by more than 4500 engineers working in a large variety of related disciplines: architecture, design, test, fabrication process, packaging, failure analysis and software.
商品描述(中文翻譯)
本教科書提供了一個全面且最新的納米CMOS集成電路基礎介紹。它包括了超過12nm CMOS技術和設計的縮放方面。它清楚地描述了基本的CMOS操作原理,並深入介紹了設計實施和應用的各個方面。涵蓋了所有與納米CMOS集成電路相關的學科,包括物理學、光刻術、技術、設計、記憶體、VLSI、功耗、變異性、可靠性和信號完整性、測試、良率、失效分析、封裝、縮放趨勢和障礙。本教材基於飛利浦、NXP半導體、應用材料、ASML、IMEC、ST-Ericsson、TSMC等公司的內部課程,迄今已有超過4500名從事相關學科的工程師完成了這些課程,包括架構、設計、測試、製程、封裝、失效分析和軟體等領域。