Offset Reduction Techniques in High-Speed Analog-to-Digital Converters: Analysis, Design and Tradeoffs (Hardcover) (書側有黴斑)
Pedro M. Figueiredo, João C. Vital
- 出版商: Springer
- 出版日期: 2009-03-09
- 售價: $1,480
- 貴賓價: 9.8 折 $1,450
- 語言: 英文
- 頁數: 382
- 裝訂: Hardcover
- ISBN: 1402097158
- ISBN-13: 9781402097157
立即出貨 (庫存=1)
買這商品的人也買了...
-
$860$843 -
$320$288 -
$580$452 -
$500$395 -
$505手把手教你設計 CPU-RISC-V 處理器篇
-
$680$537 -
$480$379 -
$768$730 -
$680$578 -
$480$408 -
$576$547 -
$2,050$1,948 -
$3,150$2,993
相關主題
商品描述
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitations of each one are reviewed, and the techniques employed to improve their performance are discussed.
商品描述(中文翻譯)
「高速類比數位轉換器中的位移減少技術」分析、描述了採用三種主要高速架構的類比數位轉換器(ADC)的設計並呈現了測試結果:快閃、兩步快閃和摺疊與插值。評估了每種架構的優點和限制,並討論了用於提高其性能的技術。