Digital Logic Design Using Verilog: Coding and RTL Synthesis 2nd ed. 2022 Edition
Taraate, Vaibbhav
- 出版商: Springer
- 出版日期: 2022-11-02
- 售價: $3,980
- 貴賓價: 9.5 折 $3,781
- 語言: 英文
- 頁數: 629
- 裝訂: Quality Paper - also called trade paper
- ISBN: 9811632014
- ISBN-13: 9789811632013
-
相關分類:
Verilog、邏輯設計 Logic-design
-
其他版本:
Digital Logic Design Using Verilog: Coding and RTL Synthesis 2nd ed. 2022 Edition
立即出貨 (庫存=1)
買這商品的人也買了...
-
$2,000Head First Object-Oriented Analysis and Design: A Brain Friendly Guide to OOA & D (Paperback)
-
$3,280$3,116 -
$3,620$3,439 -
$500$390 -
$2,640$2,508 -
$330$314 -
$550$435 -
$654$621 -
$600$468 -
$1,000$790 -
$258$245 -
$348$331 -
$414$393 -
$551自動駕駛算法與芯片設計
-
$594$564 -
$509路由與交換技術
-
$638基於 FPGA 的深度學習加速器的設計與實現
-
$620$409 -
$1,494$1,419 -
$680$537 -
$690$545 -
$380$323 -
$580$458 -
$390$371 -
$780$616
相關主題
商品描述
Introduction.- Combinational Logic Design (Part I).- Combinational Logic Design (Part II).- Combinational Design Guidelines.- Sequential Logic Design.- Sequential Design Guidelines.- Complex Designs using Verilog RTL.- Finite State Machines.- Simulation Concepts and PLD Based Designs.- RTL Synthesis.- Static Timing Analysis (STA).- Constraining Design.- Multiple Clock Domain Designs.- Low Power Design.- RTL Design for SOCs.