Networks on Chips: Technology and Tools (Hardcover)
暫譯: 晶片上的網路：技術與工具 (精裝版)

Giovanni De Micheli, Luca Benini

Networks on Chips: Technology and Tools (Hardcover)

買這商品的人也買了...

相關主題

商品描述

Description

The design of today's semiconductor chips for various applications, such as telecommunications, poses various challenges due to the complexity of these systems. These highly complex systems-on-chips demand new approaches to connect and manage the communication between on-chip processing and storage components and networks on chips (NoCs) provide a powerful solution. This book is the first to provide a unified overview of NoC technology. It includes in-depth analysis of all the on-chip communication challenges, from physical wiring implementation up to software architecture, and a complete classification of their various Network-on-Chip approaches and solutions.

 

Table of Contents

 I. Introduction and Motivation Why on chip networks? State of the art. Taxonomy. Technology trends II. Architectures for NoCs. Direct vs indirect networks. Topologies. Standard architectures and formal properties. Ad hoc networks III. Physical network layer Wiring issues. Physical routing. Signalling. Driver/receiver design. Noise immunity. Shielding. IV. Data-link layer and encoding Medium access control. Data encoding. Error correcting codes: theory and practice. Arbitration issues. V. Switching and Routing in NoCs Packets, flits. Data forwarding schemes. Routing: algorithms and routers. QoS guarantees. VI. Software for NoCs Programming paradims: shared medium vs message passing. Middleware issues. layering and software encapsulation. Application layer issue and network-aware compilation. VII. Tools for NoC Design Analysis and Synthesis of NoCs. Present tools (Bones, Xpipes) and future outlook. VIII. On-Chip multiprocessors High-performance monolitic multiprocessors. Network issues IX. SoCs based on NoCs Examples of other design chips using NoCs.

商品描述(中文翻譯)

**描述**

當今各種應用（如電信）的半導體晶片設計面臨著多種挑戰，這是由於這些系統的複雜性所致。這些高度複雜的系統單晶片（System-on-Chip, SoC）需要新的方法來連接和管理晶片內處理和儲存元件之間的通信，而晶片網絡（Network-on-Chip, NoC）提供了一個強大的解決方案。本書是第一本提供 NoC 技術統一概述的書籍。它深入分析了所有晶片內通信的挑戰，從物理布線實現到軟體架構，並對各種 Network-on-Chip 方法和解決方案進行了完整的分類。

**目錄**

I. 介紹與動機 為什麼需要晶片內網絡？當前技術狀況。分類法。技術趨勢
II. NoC 的架構 直接網絡與間接網絡。拓撲結構。標準架構與正式性質。臨時網絡
III. 物理網絡層 布線問題。物理路由。信號傳遞。驅動器/接收器設計。抗噪聲能力。屏蔽。
IV. 數據鏈路層與編碼 媒介存取控制。數據編碼。錯誤更正碼：理論與實踐。仲裁問題。
V. NoC 中的切換與路由 封包、flits。數據轉發方案。路由：算法與路由器。服務質量保證。
VI. NoC 的軟體 程式設計範式：共享媒介與訊息傳遞。中介軟體問題。分層與軟體封裝。應用層問題與網絡感知編譯。
VII. NoC 設計工具 NoC 的分析與綜合。現有工具（Bones, Xpipes）與未來展望。
VIII. 晶片內多處理器 高性能單體多處理器。網絡問題
IX. 基於 NoC 的 SoC 使用 NoC 的其他設計晶片示例。

類似商品